Archives
Chapter 01 Introduction The Text Fundamentals Logic Design7th Edition
I: INTRODUCTION The text, Fundamentals of Logic Design,7th edition, has been designed so that it can be used either for a standard lecture course or for a self-paced course. The text is divided into 20 study units in such a […]
Chapter 02 Unit Solutions In both cases the transmission is
Unit 2 Solutions 17 (A + B + C + D) (A + B + C + E) (A + B + C + F) = A + B + C + DEF Apply second Distributive Law twice See FLD […]
Chapter 03 Using the Distributive Law Add consensus term
Unit 3 Solutions 23 3.10 (a) 3.10 (b) (A ⊕ BC) + BD + ACD = A’BC + A(BC)‘ + BD + ACD = A’BC + A (B’ + C’) + BD + ACD = A’BC + AB’ + AC’ […]
Chapter 04 The sum of all min terms that are present in either
31 Unit 4 Solutions x y z0 z1 z2 z3 z4 z5 z6 z7 z8 z9 z10 z11 z12 z13 z14 z15 0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 […]
Chapter 05 Indicates a min term that makes the corresponding
Unit 5 Solutions 41 Unit 5 Problem Solutions 5.3 (a) a b c 0 1 00 01 11 10 1 1 1 f1 = a’c’ + a b’c + b c’ 01 11 10 1 1 1 1 f3 = […]
Chapter 06 There are four minimal choices from the first parenthesis
57 Unit 6 Solutions Unit 6 Problem Solutions 100011, 5 0-01 a’c’d 501011, 9 -001 b’c’d 910015, 7 01-1 a’bd 12 11009, 11 10-1 ab’d 7011112, 14 11-0 abd’ 11 10117, 15 -111 bcd 14 111011, 15 1-11 acd 15 […]
Chapter 07 so product of sums solution is minimum
Unit 7 Solutions © 2014 Cengage Learning. All Rights Reserved. May not be scanned, copied or duplicated, or posted to a publicly accessible website, in whole or in part. Unit 7 Problem Solutions a b c d 00 01 11 […]
Chapter 08 Derive a truth table for the assigned problem
Unit 8 Design Solutions © 2014 Cengage Learning. All Rights Reserved. May not be scanned, copied or duplicated, or posted to a publicly accessible website, in whole or in part. Problems 8.A through 8.S are combinational logic design problems using […]
Chapter 08 but gate 3 is connected incorrectly or is malfunctioning
91 Unit 8 Solutions Unit 8 Problem Solutions 8.1 8.2 (a) (cont.) Static 1-hazards: 1101↔1111 and 0100↔0101 15 V Z 0 5 10 20 25 30 35 40 t (ns) 01 11 10 1 1 1 1 1 1 F […]
Chapter 09 Since the decoder outputs are negative
Unit 9 Solutions 97 Unit 9 Problem Solutions 9.1 See FLD p. 741 for solution. 9.2 See FLD p. 741 for solution. 9.3 See FLD p. 742 for solution. 9.4 See FLD p. 742 and Figure 4-4 on FLD p.109. […]
Chapter 1 Why are binary numbers used in digital computers
© 2014 Cengage Learning. All Rights Reserved. May not be scanned, copied or duplicated, or posted to a publicly accessible website, in whole or in part. NAME PASSWORD DATE (signature) READINESS TEST – UNIT 1 – FORM A Please answer […]
Chapter 10 Homework The Function Vec2int Found Bit pack Which The
113 Unit 10 Solutions Unit 10 Problem Solutions 10.1 See FLD p. 747 for solution. 10.2 See FLD p. 747 for solution. 10.3 See FLD p. 748 for solution 10.4 See FLD p. 748 for solution. 10.5 See FLD p. […]
Chapter 10 The resulting VHDL code can be compiled and synthesized
© 2014 Cengage Learning. All Rights Reserved. May not be scanned, copied or duplicated, or posted to a publicly accessible website, in whole or in part. Unit 10 Design Solutions 10.A I0 I1 I2 I3 F B A B architecture […]
Chapter 11 Homework Unit Solutions 1123 A Clock Amp B
Unit 11 Solutions © 2014 Cengage Learning. All Rights Reserved. May not be scanned, copied or duplicated, or posted to a publicly accessible website, in whole or in part. Unit 11 Problem Solutions 11.1 Z responds to X and to […]
Chapter 12 Circuit Based Equations Marked Was Used Obtain
297 Unit 12 Design Solutions Solutions to Unit 12 Design and Simulation Problems Problem 12.10 is a simulation exercise where students are required to design and simulate a counter. The problem has 14 parts of equal difculty, so that different […]
Chapter 12 The function vec2int is found in bit pack
125 Unit 12 Solutions Unit 12 Problem Solutions 12.1 Consider 3 × Y = Y + Y + Y, that is, we need to add Y to itself 3 times. First, clear the accumulator before the first rising clock edge […]
Chapter 13 Don’t cares come from the restriction in part
Unit 13 Solutions © 2014 Cengage Learning. All Rights Reserved. May not be scanned, copied or duplicated, or posted to a publicly accessible website, in whole or in part. Unit 13 Problem Solutions Z depends on the input X, so […]
Chapter 14 should go to 0 and back to 1 before the first rising
157 Unit 14 Solutions Unit 14 Problem Solutions 14.4 Typical input and output sequences: X = 0 1 0 0 0 0 0 1 0 1 0 1 1 … Z = (0) 0 0 0 0 0 0 0 […]
Chapter 15 Guideline 3 is of no use for this state table
Unit 15 Solutions 189 15.25 (c) (cont.) 00 01 11 10 00 01 11 10 X 1 X X X 1 X X Q1+ = Q2 + XQ1‘ 11 10 X 0 X X X 0 X X Q2+ = […]
Chapter 15 Many state assignments are not equivalent to the straight
Unit 15 Solutions 177 b c-e c d e-h e-a c-h e-a e h-f f i-e h-g i-e f-g g e-h e-b c-h e-b a-b h c-i d-h c-i f-d c-e g-d i e-f e-b c-f b-e h-f a-b h-f […]
Chapter 16 Derive a state graph and state table for the assigned
Unit 16 Design Solutions 303 Solutions to Unit 16 Design and Simulation Problems Problems 16.1 through 16.14 are Mealy sequential circuit design and simulation problems. These problems are of approximately equal difficulty so that different students can be assigned different […]
Chapter 16 the initial state of the iterative circuit can be any
201 Unit 16 Solutions i i a xi ‘ i+1 a S1 S1 S20 S2 S2 S30 S3 S3 S21 I: (1, 3) II: (0, 1) (1, 2) (2, 3)2x 01 11 10 0 1 1 1 0 0 a […]
Chapter 17 Add Asynchronous Reset Input 2 Simulate The
313 Unit 17 Design Solutions Solutions to Unit 17 Simulation and Lab Problems Problems 17.A through 17.M are relatively easy VHDL problems that use a register, counter, or other clocked device. We ask students to write VHDL code for their […]
Chapter 17 Shifting is like moving from AND gates involving
Unit 17 Solutions © 2014 Cengage Learning. All Rights Reserved. May not be scanned, copied or duplicated, or posted to a publicly accessible website, in whole or in part. See FLD p. 773 for solutions. 17.6 (a), (b) X1 CLK […]
Chapter 18 Notice that the Q output of the flip-flop is bin
229 Unit 18 Solutions Unit 18 Problem Solutions 18.3 See FLD p. 775 for circuit. Notice that the Q output of the ip-op is bin , while the D input is bout . 18.4 S1 S5 St 0 ShSh Sh […]
Chapter 19 In order to repeat the pattern 12 times the counter must be
Unit 19 Solutions 245 Unit 19 Problem Solutions 19.1 See FLD p. 777 for solution. 19.2 See FLD p. 777 for solution. 19.5 See FLD p. 778 for solution. 19.6 See FLD p. 779 for solution. 19.7 See FLD p. […]
Chapter 20 Next state Integer Range Replace Lines With When
257 Unit 20 Solutions Unit 20 Problem Solutions 20.1 See FLD p. 781 for solution. 20.2 See FLD p. 781-782 for solution. 20.3 Replace line 12 with: signal State, Nextstate: integer range 0 to 5; Replace lines 27 – 33 […]
Chapter 20 Students are asked to use a de-bounced pushbutton
Unit 20 Design Solutions © 2014 Cengage Learning. All Rights Reserved. May not be scanned, copied or duplicated, or posted to a publicly accessible website, in whole or in part. Solutions to Unit 20 Lab Design Problems As a final […]
Chapter 20 We ask our students to follow the procedure given
336 Unit 20 Design Solutions 20N without counter St Control 6 bit Adder Clk M Ld2 Multiplicand[5:0] 6 InBus 0 done Rst 13 product 16 3 “000” Clk Accumulator[13:0] Multiplier[6:0] Ld1 7 7 Sh Ad 20.N S1 S0 St’0 St […]