Unlock document.
This document is partially blurred.
Unlock all pages and 1 million more documents.
Get Access
__________ refers to those attributes of a system visible to a programmer.
For set-associative mapping the cache control logic interprets a memory address as
three fields: Set, Word, and __________.
__________ heads are used in sealed drive assemblies that are almost free of
contaminants and the head is actually an aerodynamic foil that rests lightly on the
platter's surface when the disk is motionless.
A branch can be either forward or backward.
The degree of packing relates to the degree of identification between a given control
task and specific microinstruction bits.
The four main structural components of the computer are: main memory, I/O, system
interconnection, and __________.
The organizational changes in processor design have primarily been focused on
increasing instruction-level parallelism so that more work could be done in each clock
cycle.
_________ format covers five floating-point representations, three binary and two
decimal, whose encodings are specified by the standard, and which can be used for
arithmetic.
One of the trade-offs of floating-point math is that many calculations produce results
that are not exact and have to be rounded to the nearest value that the notation can
represent.
In a __________ microinstruction every bit in the control field attaches to a control
line.
Interface to the processor and memory via the system bus or central switch and
interface to one or more peripheral devices by tailored data links are two major
functions of an _____________.
A sequence of hexadecimal digits can be thought of as representing an integer in base
10.
When the divisor is able to divide the number, a 1 is placed in the quotient and the
divisor is subtracted from the partial dividend; the result is referred to as a ________.
When data are received from or delivered to a device that is directly connected to the
computer, the process is known as __________.
A ________ is an interconnected set of gates whose output at any time is a function
only of the input at that time.
___________ is a new type of Magnetic RAM, which features non-volatility, fast
writing/reading speed, and high programming endurance and zero standby power.
A very powerful mode of addressing, __________ combines the capabilities of direct
addressing and register indirect addressing, requiring that the instruction have two
address fields, at least one of which is explicit.
The _________ strategy employs multiple disk drives and distributes data in such a way
as to enable simultaneous access to data from multiple drives, thereby improving I/O
performance and allowing easier incremental increases in capacity.
