COP 48281

subject Type Homework Help
subject Pages 14
subject Words 1460
subject Authors William Stallings

Unlock document.

This document is partially blurred.
Unlock all pages and 1 million more documents.
Get Access
page-pf1
The sum of the seek time and the rotational delay equals the _________, which is the
time it takes to get into position to read or write.
A. access time
B. gap time
C. transfer time
D. constant angular velocity
One way to control power density is to use more of the chip area for ________.
A. multicore
B. cache memory
C. silicon
D. resistors
A _________ is a PLD featuring a general structure that allows very high logic capacity
and offers more narrow logic resources and a higher ration of flip-flops to logic
resources than do CPLDs.
A. SPLD
page-pf2
B. FPGA
C. PAL
D. PLA
The _______ designates the state of the processor in terms of which portion of the cycle
it is in.
A. ICC
B. BSA
C. ALE
D. ISC
Computer _________ refers to those attributes that have a direct impact on the logical
execution of a program.
A. organization
B. specifics
C. design
D. architecture
page-pf3
The dual warp scheduler will break up each thread block it is processing into _______ .
A. kernels
B. warps
C. grids
D. all of the above
__________ exists when instructions in a sequence are independent and thus can be
executed in parallel by overlapping.
A. Flow dependency
B. Instruction-level parallelism
C. Machine parallelism
D. Instruction issue
page-pf4
__________ is the standardized scheme for multiple-disk database design.
A. RAID
B. CAV
C. CLV
D. SSD
In executing a microprogram the address of the next microinstruction to be executed is
in which of the following categories?
A. determined by instruction register
B. branch
C. next sequential address
D. all of the above
The operand ________ yields true if and only if both of its operands are true.
A. XOR
page-pf5
B. OR
C. AND
D. NOT
A ________ connects InfiniBand subnets, or connects an InfiniBand switch to a
network such as a local area network, wide area network, or storage area network.
A. memory controller
B. TCA
C. HCA
D. router
The standard IBM 3033 control memory consists of ________ words.
A. 2K
B. 8K
C. 4K
D. 16K
page-pf6
In the number 3109, the 9 is referred to as the _________.
A. most significant digit
B. least significant digit
C. radix
D. base
Which ARM operation category includes logical instructions (AND, OR, XOR), add
and subtract instructions, and test and compare instructions?
A. data-processing instructions
B. branch instructions
C. load and store instructions
D. extend instructions
page-pf7
________ are used in digital circuits to control signal and data routing.
A. Multiplexers
B. Program counters
C. Flip-flops
D. Gates
The __________ is a relatively small fast memory interposed between a larger, slower
memory and the logic that accesses the larger memory.
A. peripheral
B. cache
C. processor
D. arithmetic and logic unit
_________ is the fastest available storage device.
A. Main memory
page-pf8
B. Cache
C. Register storage
D. HLL
The advantage of __________ is that no memory reference other than the instruction
fetch is required to obtain the operand.
A. direct addressing
B. immediate addressing
C. register addressing
D. stack addressing
Uniprocessors fall into the _______ category of computer systems.
A. MIMD
B. SIMD
C. SISD
D. MISD
page-pf9
__________ applications are characterized by the presence of many single-threaded
processes.
A. Java
B. Multithreaded native
C. Multi-instance
D. Multiprocess
The R4000 can have as many as _______ instructions in the pipeline at the same time.
A. 8
B. 10
C. 5
D. 3
page-pfa
SMPs, clusters, and NUMA systems fit into the ________ category of computer
systems.
A. SISD
B. MIMD
C. SIMD
D. MISD
The __________ is a program that controls the execution of application programs and
acts as an interface between applications and the computer hardware.
A. job control language
B. operating system
C. batch system
D. nucleus
_________ is a pipeline hazard.
A. Control
page-pfb
B. Resource
C. Data
D. All of the above
In the ARM architecture only _________ instructions access memory locations.
A. data processing
B. status register access
C. load and store
D. branch
A _________ system works only one program at a time.
A. batch
B. uniprogramming
C. kernel
D. privileged instruction
page-pfc
The most common means of computer/user interaction is a __________.
A. keyboard/monitor
B. mouse/printer
C. modem/printer
D. monitor/printer
Internal memory capacity is typically expressed in terms of _________.
A. hertz
B. nanos
C. bytes
D. LOR
page-pfd
In the number 3109, the 3 is referred to as the _________.
A. most significant digit
B. least significant digit
C. radix
D. base
The key advantage of the __________ design is that it eliminates contention for the
cache between the instruction fetch/decode unit and the execution unit.
A. logical cache
B. split cache
C. unified cache
D. physical cache
The __________ moves data between the computer and its external environment.
A. data transport
page-pfe
B. I/O
C. register
D. CPU interconnection
The OS usually runs in ________.
A. supervisor mode
B. abort mode
C. undefined mode
D. fast interrupt mode
The most recent, and fastest, peripheral connection technology to become available for
general-purpose use is __________, developed by Intel with collaboration from Apple.
page-pff
An alternative to _________ is a scoreboarding.
The largest GPUs are found in embedded systems.
The __________ is a popular high-bandwidth, processor-independent bus that can
function as a mezzanine or peripheral bus.
Computer systems that fall into the ________ category have a set of processors that
simultaneously execute different instruction sequences on different data sets.
page-pf10
Consisting of an array of 2" squares representing all possible combinations of values of
n binary variables, the _________ is a convenient way of representing a Boolean
function of a small number (up to four) of variables.
One advantage of linking the addressing mode to the operand rather than the opcode is
that any addressing mode can be used with any opcode.
_________ is the way in which the components are interrelated.
page-pf11
Instruction types can be categorized as: data processing, data storage, control, and
________.
A ________ is a register whose value is easily incremented by 1 modulo the capacity of
the register.
The acronym RISC stands for __________.
_________ representation is when the radix point is fixed and assumed to be to the right
of the rightmost digit.
page-pf12
The __________ register specifies the address in memory for a read or write operation.
Reading a microinstruction from the control memory is the same as executing that
microinstruction.
Interrupts do not improve processing efficiency.
page-pf13
Data are exchanged with the processor from external memory through a _________.
The most important measure of performance for a processor is the rate at which it
executes instructions.
The most prominent trend in terms of heterogeneous multicore design is the use of both
CPUs and __________ on the same chip.
The decimal system is a special case of a positional number system with radix 10 and
with digits in the range 0 through 9.

Trusted by Thousands of
Students

Here are what students say about us.

Copyright ©2022 All rights reserved. | CoursePaper is not sponsored or endorsed by any college or university.